Application No.: 10/762,327 Docket No.:8733.742.20

Amendment. dated March 10, 2005

Reply to Office Action dated December 23, 2004

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

Claims 1-21 (Cancelled)

22. (Currently Amended) An array substrate for in-plane switching mode liquid crystal display device, comprising:

a substrate having a plurality of pixel regions;

a plurality of gate lines, a gate electrode, a plurality of common lines and a common electrode on the substrate;

a first insulating layer over the substrate;

a semiconductor layer on the first insulating layer;

a plurality of data lines, source and drain electrodes and a pixel electrode on the semiconductor layer, the common line and the pixel electrode being formed a first storage capacitor;

a second insulating layer over the substrate;

an auxiliary line on the second insulating layer and being overlapped with the common line, the pixel electrode and the auxiliary line being formed a second storage capacitor; and

a dummy line in a non-display area of the substrate,
wherein the dummy line communicates with the auxiliary line.

23. (Currently Amended) The array substrate according to claim [[21]] <u>22</u>, wherein the dummy line includes one of aluminum (Al), aluminum alloy (Al alloy), tungsten (W), molybdenum (Mo), copper (Cu) and chromium (Cr).

Application No.: 10/762,327 Docket No.:8733.742.20

Amendment. dated March 10, 2005

Reply to Office Action dated December 23, 2004

24. (Currently Amended) The array substrate according to claim [[20]] 22, wherein the

auxiliary line includes one of Indium-Tin-Oxide (ITO) and Indium Zinc Oxide (IZO).

25. (Currently Amended) The array substrate according to claim [[20]] 22, wherein the

gate line, the common line and the common electrode are formed using the same material

on a same layer.

26. (Currently Amended) The array substrate according to claim [[20]] 22, wherein the

gate line, the common line and the common electrode includes one of aluminum (Al),

aluminum alloy (Al alloy), tungsten (W), molybdenum (Mo), copper (Cu) and chromium

(Cr).

27. (Currently Amended) The array substrate according to claim [[20]] <u>22</u>, further

comprising an insulating layer between the common line and the pixel electrode to form a

first auxiliary storage capacitor.

28. (Previously Presented) The array substrate according to claim 27, wherein the

insulating layer includes one of silicon nitride (SiNx) and silicon oxide (SiO₂).

29. (Currently Amended) The array substrate according to claim [[20]] 22, further

comprising an insulating layer between the pixel electrode and the auxiliary line to form a

second auxiliary storage capacitor.

-3-

Application No.: 10/762,327 Docket No.:8733.742.20

Amendment. dated March 10, 2005

Reply to Office Action dated December 23, 2004

30. (Previously Presented) The array substrate according to claim 29, wherein the

insulating layer includes one of silicon nitride (SiNx) and silicon oxide (SiO₂).

31. (Currently Amended) The array substrate according to claim [[20]] 22, wherein the

thin film transistor having a gate electrode, an active layer, a source electrode and a drain

electrode.

32. (Withdrawn) A method for fabricating an array substrate for in-plane switching

mode liquid crystal display device, comprising:

forming a plurality of gate lines, a gate electrode, a plurality of common lines, a

common electrode and a dummy line on a substrate, the dummy line being formed in a non-

display area;

forming a first insulating layer over the substrate;

forming a semiconductor layer on the first insulating layer;

forming a plurality of data lines, source and drain electrodes and a pixel electrode on

the semiconductor layer;

forming a second insulating layer over the substrate; and

forming an auxiliary line on the second insulating layer, the auxiliary line being

overlapped with the common line and one end of the auxiliary line communicating with the

dummy line.

33. (Withdrawn) The method according to claim 32, wherein the gate line, the common

line and the dummy line are formed using the same material on a same layer.

-4-

Application No.: 10/762,327

Amendment. dated March 10, 2005

Reply to Office Action dated December 23, 2004

34. (Withdrawn) The method according to claim 32, wherein the gate line, the common

Docket No.:8733.742.20

line and the dummy line are formed of one of aluminum (Al), aluminum alloy (Al alloy),

tungsten (W), molybdenum (Mo), copper (Cu) and chromium (Cr).

35. (Withdrawn) The method according to claim 32, wherein the auxiliary line is formed

of one of Indium-Tin-Oxide (ITO) and Indium Zinc Oxide (IZO).

36. (Withdrawn) The method according to claim 32, wherein the first insulating layer is

formed of one of silicon nitride (SiNx) and silicon oxide (SiO₂).

37. (Withdrawn) The method according to claim 32, wherein the second insulating layer

is formed of one of silicon nitride (SiNx) and silicon oxide (SiO₂).

38. (Withdrawn) The method according to claim 32, wherein the common line and the

pixel electrode to form a first storage capacitor.

39. (Withdrawn) The method according to claim 32, wherein the pixel electrode and the

auxiliary line to form a second storage capacitor.

-5-